SCHS297D - AUGUST 1998 - REVISED JUNE 2002

- Speed of Bipolar FCT, AS, and S, With Significantly Reduced Power Consumption
- Digital Design Avoids Analog Compensation Errors
- Easily Cascadable for Higher-Order Loops
- Useful Frequency Range
 DC to 110 MHz Typical (K CLK)
 DC to 70 MHz Typical (I/D CLK)
- Dynamically Variable Bandwidth
- Very Narrow Bandwidth Attainable
- Power-On Reset
- Output Capability
 - Standard: XORPD OUT, ECPD OUT
 - Bus Driver: I/D OUT
- SCR Latch-Up-Resistant CMOS Process and Circuit Design
- Balanced Propagation Delays
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015

description/ordering information

The CD74ACT297 provides a simple, cost-effective solution to high-accuracy, digital, phase-locked-loop applications. This device contains all the necessary circuits, with the exception of the divide-by-N counter, to build first-order phase-locked loops as shown in Figure 1.

Both exclusive-OR phase detectors (XORPDs) and edge-controlled (ECPD) phase detectors are provided for maximum flexibility.

Proper partitioning of the loop function, with many of the building blocks external to the package, makes it easy for the designer to incorporate ripple cancellation or to cascade to higher-order phase-locked loops.

The length of the up/down K counter is digitally programmable according to the K-counter function table. With A, B, C, and D all low, the K counter is disabled. With A high and B, C, and D low, the K counter is only three stages long, which widens the bandwidth, or capture range, and shortens the lock time of the loop. When A, B, C, and D are programmed high, the K counter becomes 17 stages long, which narrows the bandwidth, or capture range, and lengthens the lock time. Real-time control of loop bandwidth by manipulating the A-through-D inputs can maximize the overall performance of the digital phase-locked loop.

TA	PAC	(AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
55°C to 125°C	SOIC M	Tube	CD74ACT297M	ACT207M			
-55 0 10 125 0	3010 - M	Tape and reel	CD74ACT297M96	AG1297W			

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2002, Texas Instruments Incorporated

M PACKAGE (TOP VIEW)						
В [А [1 2) 16 15]v _{cc}]c			
ENCTR	3	14] D			
K CLK [4	13]			
I/D CLK	5	12	ECPD OUT			
D/U [6	11	XORPD OUT			
I/D OUT [7	10] фВ			
GND [8	9]			

SCHS297D - AUGUST 1998 - REVISED JUNE 2002

description/ordering information (continued)

This device performs the classic first-order phase-locked-loop function without using analog components. The accuracy of the digital phase-locked loop (DPLL) is not affected by V_{CC} and temperature variations, but depends solely on accuracies of the K clock (K CLK), increment/decrement clock (I/D CLK), and loop propagation delays. The I/D clock frequency and the divide-by-N modulos determine the center frequency of the DPLL. The center frequency is defined by the relationship $f_c = I/D$ clock/2N (Hz).



Figure 1. Simplified Block Diagram



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

Function Tables

K COUNTER	
-----------	--

(digital control)					
D	С	В	Α	MODULO (K)	
L	L	L	L	Inhibited	
L	L	L	Н	2 ³	
L	L	Н	L	24	
L	L	Н	Н	2 ⁵	
L	Н	L	L	2 ⁶	
L	Н	L	Н	27	
L	Н	Н	L	2 ⁸	
L	Н	Н	Н	2 ⁹	
Н	L	L	L	2 ¹⁰	
Н	L	L	Н	2 ¹¹	
Н	L	Н	L	2 ¹²	
Н	L	Н	Н	21 ³	
Н	Н	L	L	2 ¹⁴	
Н	Н	L	Н	215	
Н	Н	Н	L	216	
Н	Н	Н	Н	217	

EXCLUSIVE-OR PHASE DETECTOR

φ Α1	φ B	XORPD OUT
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

EDGE-CONTROLLED PHASE DETECTOR

φ Α2	φB ECPD OUT		
H or L	\rightarrow	Н	
\rightarrow	H or L	L	
H or L	\uparrow	No change	
\uparrow	H or L	No change	

H = steady-state high level L = steady-state low level

 \downarrow = transition from high to low

 \uparrow = transition from low to high



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

functional block diagram





detailed description

The phase detector generates an error-signal waveform that, at zero phase error, is a 50% duty-cycle square wave. At the limits of linear operation, the phase-detector output is either high or low all of the time, depending on the direction of the phase error ($\phi_{in} - \phi_{out}$). Within these limits, the phase-detector output varies linearly with the input phase error according to the gain k_d, which is expressed in terms of phase-detector output per cycle of phase error. The phase-detector output can be varied between ±1 according to the relation:

Phase-detector output =
$$\frac{\% \text{ high} - \% \text{ low}}{100}$$
 (1)

The output of the phase detector is $k_d \phi_e$, where the phase error $\phi_e = \phi_{in} - \phi_{out}$.

XORPD and ECPD are commonly used digital types. The ECPD is more complex than the XORPD, but can be described generally as a circuit that changes states on one of the transitions of its inputs. For an XORPD, $k_d = 4$, because its output remains high (PD output = 1) for a phase error of one-fourth cycle. Similarly, for the ECPD, $k_d = 2$, because its output remains high for a phase error of one-half cycle. The type of phase detector determines the zero-phase-error point, i.e., the phase separation of the phase-detector inputs for ϕ_e is defined to be zero. For the basic DPLL system of Figure 2, $\phi_e = 0$ when the phase-detector output is a square wave. The XORPD inputs are one-fourth cycle out of phase for zero phase error. For the ECPD, $\phi_e = 0$ when the inputs are one-half cycle out of phase.



Figure 2. DPLL Using Exclusive-OR Phase Detection

The phase-detector output controls the up/down input to the K counter. The counter is clocked by input frequency Mf_c , which is a multiple M of the loop center frequency f_c . When the K counter recycles up, it generates a carry pulse. Recycling while counting down generates a borrow pulse. If the carry and borrow outputs are conceptually combined into one output that is positive for a carry and negative for a borrow, and if the K counter is considered as a frequency divider with the ratio Mf_c/K , the output of the K counter equals the input frequency multiplied by the division ratio. Thus, the output from the K counter is $k_d \phi_e Mf_c/K$.

The carry and borrow pulses go to the increment/decrement (I/D) circuit, which, in the absence of any carry or borrow pulse, has an output that is one-half of the input clock (I/D CLK). The input clock is just a multiple (2N) of the loop center frequency. In response to a carry or borrow pulse, the I/D circuit either adds or deletes a pulse at I/D OUT. Thus, the output of the I/D circuit is $Nf_c + (k_d \phi_e Mf_c)/2K$.

The output of the N counter (or the output of the phase-locked loop) is:

$$f_0 = f_c + (k_d \phi_e M f_c)/2KN$$

When this result is compared to the equation for a first-order analog phase-locked loop, the digital equivalent of the gain of the VCO is $Mf_c/2KN$, or f_c/K for M = 2N.



(2)

SCHS297D - AUGUST 1998 - REVISED JUNE 2002

detailed description (continued)

Thus, the simple first-order phase-locked loop with an adjustable K counter is the equivalent of an analog phase-locked loop with a programmable VCO gain.



Figure 3. DPLL Using Both Phase Detectors in a Ripple-Cancellation Scheme

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 6 V
DC input diode current, I_{IK} (V ₁ < -0.5 V or V ₁ > V _{CC} + 0.5 V)	±20 mA
DC input diode current, I_{OK} ($V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V)	±50 mA
DC output source or sink current per output pin, I _O (V _O > -0.5 V or V _O < V _{CC} + 0.5 V)	±50 mA
Continuous current through V _{CC} or GND (see Note 1)	±100 mA
Package thermal impedance, θ_{JA} (see Note 2)	73°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. For up to four outputs per device, add ± 25 mA for each additional output.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
$\Delta t/\Delta v$	Input rise and fall slew rate		10	ns
TA	Operating free-air temperature range	-55	125	°C



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		Vcc	T _A = 25°C		MAINI	MAY	LINUT
PARAMETER				MIN	MAX		MAX	UNIT
		I _O = -50 μA	4.5 V	4.4		4.4		
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	I _O = -24 mA	4.5 V	3.4		3.1		V
		I _O = -75 mA	5.5 V			3.3		
VOL	VI =VIH or VIL	I _O = 50 μA	4.5 V		0.1		0.1	
		I _O = 24 mA	4.5 V		0.9		1.1	V
		I _O = 75 mA [†]	5.5 V				2.9	
lı	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1	μA
I _{CC} (MSI)	$V_I = V_{CC} \text{ or } GND$		5.5 V		8		80	μΑ
I _{CC} (SSI/FF)	$V_I = V_{CC} \text{ or } GND$		5.5 V		4		40	μΑ
ΔΙCC	$V_{I} = V_{CC} - 2.1 V$		4.5 V to 5.5 V		2.4		2.8	mA

⁺ Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C.

ACT INPUT LOAD

INPUT	UNIT LOAD [†]
ENCTR, D/U	0.1
A, B, C, D, K CLK,	0.2
I/D CLK, φA1, φB	0.5

[†] Unit Load is Δ I_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

timing requirements over recommended supply-voltage range and recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			T _A = 25°C		міні	MAY		
	PARAMETER			MAX		WAA	UNIT	
£	Clock frequency	K CLK		55		45	N41 I-	
rclock Clo	Clock inequency	I/D CLK		40		35	MHZ	
t _w P	Pulse duration	K CLK	6		8		ns	
		I/D CLK	7		9			
	Coting time before $K \cap K^{\uparrow}$	D/U	13		17		20	
'su	etup time before K CLK	ENCTR	12		16		ns	
	Hold time after K CLK $^{\uparrow}$	D/U	3		7		20	
чh		ENCTR	2		6		ns	



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

Carry Pulse (internal signal)	
Borrow Pulse (internal signal)	{\
I/D CLK	
I/D OUT	Figure 4. I/D OUT in Lock Condition
φ Β	
φΑ2	
ECPD OUT	5. Edge-Controlled Phase-Comparator Waveforms
φ Β φ Α1	
XORPD OUT	ure 6. Exclusive-OR Phase-Detector Waveforms
I/D CLK tPHL 90% VD OUT 10% tTLH Figure 7	$\frac{1}{F} \max_{V \to V} \frac{1}{1.5 V} = \frac{3 V}{0 V}$

Clock Pulse Duration, and Maximum Clock-Pulse Frequency



SCHS297D - AUGUST 1998 - REVISED JUNE 2002







Figure 9. Phase Input (ϕ B, ϕ A2) to Output (ECPD OUT) Propagation Delays



NOTE A: Shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 10. Clock (K CLK) Pulse Duration and Maximum Clock-Pulse Frequency, and Inputs (D/U, ENCTR) to Clock (K CLK) Setup and Hold Times



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted)

DADAMETED	FROM	то	Т	₄ = 25°C	;	MIN	MAY	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		IVIAA	UNIT
f	K CLK		55			45		MHz
rmax	I/D CLK	1/0 001	40			35		
^t PLH					19		24	20
^t PHL	I/D CLK	1/0 001			19		24	115
^t PHL	φA2	ECPD OUT			24		30	ns
^t PLH					17		22	00
^t PHL	φΑ1	XORPD OUT	17		17		22	115
^t PLH	٨P				17		22	20
^t PHL	ψŬ				17		22	115
^t PLH	φB	ECPD OUT			24		30	ns



SCHS297D - AUGUST 1998 - REVISED JUNE 2002

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{O} = 50 Ω , t_{f} = 3 ns, t_{f} = 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 11. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	<u>dsp.ti.com</u>	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD74ACT297M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT297M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT297M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT297M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT297ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT297MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74ACT297M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

19-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74ACT297M96	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated